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 Message from General Chair 
 
On behalf of the Organizing Committee, I am delighted to welcome you to 
the 23rd IEEE International SoC Conference (SOCC 2010) in Las Vegas, 
Nevada. 
During the last three decades, application specific microelectronics has 
grown from a small market to one of the most important economic factors, 
dominating most parts of our work and life. Consequently, IEEE SOCC and 
its predecessors IEEE ASIC/SOC and IEEE ASIC have accompanied 
engineers and engineering managers for more than two of these three 
decades now, always showing the latest trends of our times. 
In the meantime, ubiquitous computing, mobile communication, and their 
underlying hardware are about to change our society and the way we 
communicate and interact with each others. While in the nineties of the last 
century, the rise of the Internet and the “dotcom” revolution were fueling 
the growing demand for high speed networks and high performance 
computing, it is now the new and fast growing “always on” generation that drives the development of new 
devices and applications that have already started to pervade all parts of our daily lives. 
You, the engineer of the 21st century, have the responsibility to provide the hardware for this networked 
society. The integration of an entire system onto a single silicon chip is one of the driving factors behind 
this electronic revolution and has become a major requirement to tackle the increasing cost of 
manufacturing those ever shrinking transistors - and to keep Moore’s Law alive for many more years. 
From the highly integrated Systems-on-Chip (SoC) needed for smart handheld devices, high definition 
video processing, home automation, or car electronics, over bio electronics revolutionizing our medicine, 
to high performance computers to simulate climate change, there is a wide spectrum of applications - and 
also of knowledge that you need to gain and maintain to stay competitive as an engineer in a global 
market. 
In addition to that, nowadays not only function and performance but also environmental issues play an 
important role in our industry. Issues like low power consumption, “green” manufacturing, and a low 
carbon footprint over the whole lifetime of a product are becoming more and more important. The way we 
are developing and manufacturing our systems today will affect the way we and our children will live in 
the future - and help us and them to build and shape a smarter planet. 
To help you to achieve these goals, SOCC 2010 provides a forum for sharing recent progress and 
discussing new challenges in SoC research and development, bringing together experts from both 
industry and academia to discuss and solve critical hardware and software issues in SoC 
technologies.  Our Technical Program Chairs, Prof. Ramalingam Sridhar from the University of Buffalo, 
and Norbert Schuhmann from the Fraunhofer Institute for Integrated Circuits in Germany have put 
together a comprehensive technical program covering all aspects of SoC development. 
We are as well excited to welcome our distinguished keynote speaker, Prof, Alberto Sangiovanni-
Vincentelli, Professor, University of California at Berkeley & Chief Technology Advisor, Cadence Design 
Systems, our two plenary speakers, Michael Keating, Fellow, Synopsys, Inc, Sandra Woodward, Senior 
Technical Staff Member, IBM Corp., Jo Dale Carothers, Partner, Covington & Burling LLP and our 
Luncheon Speaker, P.R.Mukund, President and CEO of NanoArk Corp.  
It is worth to mention that even during these times of economic depression, job insecurity and 
globalization pressure, IEEE SOCC continues to be a stable and reliable source for you to stay 
competitive in a rapidly changing engineering environment. I am especially proud that this year we were 
able to increase the number of paper submissions, in spite of the trend we see at many other 
conferences. Being able to select the best papers from a large number of high quality submissions helps 
us to maintain the quality that our conference attendees are expecting from us. 
Therefore, my first and sincerest thanks go to our authors and attendees. This conference is made for 
you and it is first and foremost you who make this conference a success.  
I also would like to express my sincere gratitude to the members of the Organizing, Technical Program, 
and Local Committees. Without your generous contribution of time and effort this conference would not 
have happened. 
In this spirit, I wish you all a productive and enjoyable stay in Las Vegas 
 
Thomas Büchner 
IBM Germany Research & Development 
SOCC 2010 General Chair 
Andrew Marshall 
Texas Instruments 
SOCC 2010 General Co-Chair 
 
Message from Technical Chair
 
 
On behalf of the Technical Program Committee we welcome you to the 
23
rd
 IEEE International System-on-Chip (SOC) Conference (SOCC 2010), 
held this year in Las Vegas, Nevada, USA.  This Conference has grown 
along with the tremendous growth of ASICs and System on Chips over the 
years.  This conference continues to be a premier forum for education and 
dissemination of new ideas and research in all aspect of System on Chips.   
We understand the importance of a strong technical program to the 
success of the conference, and hence we strive hard to bring quality to the 
program and value to the conference attendees.  We are thankful to all the 
area track chairs and co-chairs, for their valuable time and hard work in 
putting together this technical program that addresses many facets of SOC 
technology, design and applications.  Quality submissions and review will 
not be possible without the help of our Technical Program Committee 
members and 115 reviewers.  This year we received a total of 150 high 
quality submissions from 24 countries, from which we have selected 62 
papers for regular presentation and 29 for poster presentation. Regrettably, many of the papers of high 
quality could not be accommodated due to time and space limitations. 
The program comprises of two plenary sessions, one on Monday and the other on Wednesday, fifteen 
technical sessions in two parallel tracks, three embedded tutorials, a poster session and a panel 
discussion. We are privileged to have many eminent speakers with enormous experience in diverse 
topics of SOC to be participating as the Keynote, Plenary and Luncheon speakers and as panelists in the 
panel discussion. We are very thankful to Dr. Alberto Sangiovanni-Vincentelli, who has been at the 
forefront of VLSI and SOC for many decades, and has a unique perspective as a highly accomplished 
Professor of University of California at Berkeley and as the co-founder of two of the most successful CAD 
companies, Cadence and Synopsys.  The first plenary speaker, Michael Keating, Synopsys Fellow, with 
expertise in IP based design, low power and reuse methodology will focus on code-based scalable 
design, whereas the second plenary speaker with expertise in the area of Microprocessor and Memory 
Hierarchy Architecture will talk about technical challenges of a large complex SOC (PowerEN) for next 
generation systems.  Our luncheon speaker Dr. P. R. Mukund and the third plenary speaker Dr. Jo Dale 
Carothers both return to SOC Conference in their new role after many years of service to this conference.  
Dr. Mukund will talk about his novel venture in using Silicon wafers to store and preserve archival 
manuscripts.  Dr. Carothers in her new role as a legal professional in Intellectual Property litigation talks 
about our role in patent litigation. Our panel with participation from many of these experts and others will 
focus on the importance of software and hardware in future SOC designs. We are confident that the 
entire program will provide the audience with great value and vision of the future directions of the SOC. 
We also thank the entire Organizing committee for their numerous contributions throughout the 
development of this program.  Also, we thank Wendy Walker for her administrative support. 
 
SOCC is sponsored by the IEEE Circuits and Systems Society 
 
Ramalingam Sridhar,  
University at Buffalo, The State University of New York, Buffalo, NY 
SOCC 2010 Technical Program Chair 
  
Norbert Schuhmann,  
Fraunhofer Institute for Integrated Circuits, Germany 








Registration   7:00 a.m.   –    5:00 p.m. 
Plenary Session   8:30 a.m.   –  12:00 noon. 
Open Lunch 12:00 noon  –     1:00 p.m. 
Technical Sessions   1:00 p.m.   –    2:40 p.m. 
Embedded Tutorial                                                  2:55 p.m    –     3:45 p.m. 
Technical Sessions                                                 3:45 p.m.   –     5:00 p.m. 
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Technical Sessions  8:00 a.m.  –  9:40 a.m. 
Technical Sessions  9:55 a.m.  –  12:00 noon 
Luncheon Speaker                                                12:00 noon –    1:30 p.m. 
Technical Sessions  1:30 p.m.  –  4:15 p.m. 
Poster Session & Reception   4:15 p.m.  –  6:00 p.m. 




Registration  8:00 a.m.  –  3:30 p.m. 
Plenary Session  8:00 a.m.  –  8:50 a.m. 
Embedded Tutorial                                                 8:50 am      –  10:05 a.m  
Technical Sessions ,8:50 a.m.  –  10:05 a.m. 
Technical Sessions 10:20 a.m.  –  12:25 p.m. 
Open Lunch 12:00 p.m.  –  1:00 p.m. 
Technical Sections  1:00 p.m.  –  2:40 p.m. 
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Section MPL –  Plenary Session
General Chair: Thomas Büchner, IBM
Co-Chair: Andrew Marshall, Texas Instruments
Keynote Presentation: SoC Design as an Example of Component-Based Design of Distributed Systems
Alberto Sangiovanni Vincentelli, Professor, University of California at Berkeley, and 
Chief Technology Advisor, Cadence Design Systems  
Plenary Presentation:  Third Revolution: The Search for Scalable Code-Based Design 
Michael Keating, Fellow, Synopsys, Inc.  
Plenary Presentation:  A Wire-Speed Processor System-on-a-Chip (SOC): Technical Overview and
Challenges for a Large Complex SOC used in Next-Generation Systems
Sandra Woodward Senior Technical Staff Member, Prism WSP SOC Chip Technical 
Lead IBM Corp.
Session MA3 –  SoC Power Optimization Techniques
Chair: Ram Krishnamurthy, Intel Corporation  
MA3.1     Delay dependent power optimisation of combinational circuits using And-Inverter graphs
Rashmi Mehrotra,  Tom English,  Emanuel Popovici,  Micheal Schellekens
University College Cork, Ireland 
MA3.2 Simultaneous Co-Design of Distributed On-Chip Power Supplies and Decoupling Capacitors, 
Selcuk Kose and Eby G. Friedman
University of Rochester 
MA3.3 Optimization and Predication of Leakage Current Characteristics in Wide Domino OR Gates 
Under PVT Variation, 
                 Na Gong and Ramalingam Sridhar
University at Buffalo, SUNY   
  
MA3.4 A Run-time Distributed Cooperative Approach to Optimize Power Consumption in MPSoCs, 
Imen Mansouri
1,  Fabien Clermidy1,  Pascal Benoit2,  Lionel Torres2
1
CEA-leti Grenoble France, 
2
UMII Lirmm Montpellier France 
Session MB3 – Analog1 
Chair: Suhwan Kim, Seoul National University, Korea 
MB3.1 Highly Programmable Switched-Capacitor Filters Using Biquads with Nonuniform Internal 
Clocks 
Oliver Gysel





MB3.2 A Digitally Self-Calibrated Low-Noise 7-bit Folding A/D Converter 
Min Ah Kwon,  Dahsom Kim,  Daeyun Kim,  Junho Moon,  Minkyu Song
Dongguk University
MB3.3 A High-Resolution and Fast-Conversion Readout Circuit for Differential Capacitive Sensors 
Jong-Kwan Woo,  Hyunjoong Lee,  Sungho Ahn,  Suhwan Kim
Seoul National University
MB3.4 Jitter Transfer Function Model and VLSI Jitter Filter Circuits 
Hongjiang Song




Arizona State University  
Session MT1- Embedded Tutorial
Chair: Sao-Jie Chen, National Taiwan University  
Embedded Tutorial: A Holistic View on Low Power Design 
Dr. Thomas Buechner, IBM
Session MA4 - Low Power SoC Circuits
Chair: Kaijian Shi, Synopsys 
MA4.1 A 10b 200MHz Pipeline ADC with Minimal Feedback Penalty and 0.35pJ/Conversion-Step 
Gang Chen,  Yifei Luo,  Jiayin Tian,  Kuan Zhou
University of New Hampshire 
MA4.2 High Speed Recursion-Free CORDIC Architecture 
Shakeel Abdulla





MA4.3 A 1 ppm/ºC bandgap voltage reference with new second-order Taylor curvature compensation 
Ralph Oberhuber,  Rahul Prakash,  Vadim Ivanov
Texas Instruments Inc. 
Session MB4 – Analog 2
Chair: Suhwan Kim, Intel Corporation
MB4.1 Frequency-independent Fast-lock Register-controlled DLL with Wide-range Duty Cycle Adjuster 
Dongsuk Shin,  Joo-Hwan Cho,  Young-Jung Choi,  Byoung-Tae Chung
Hynix Semiconductor Inc. 
MB4.2 A 1.7Gbps DLL-based Clock Data Recovery in ȝP&026
Sang-Ho Kim
1,  Hyung-Min Park1,  Tae-Ho Kim1,  Jin-Ku Kang1,  Jin-Ho Kim2,  Jae-Youl Lee2,  Yoon-
Kyung Choi
2,  Myunghee Lee2
1
Dept. of Electronics Engineering, Inha University, 
2
Samsung Electronics Corporation
MB4.3 A CMOS 5.4/3.24Gbps Dual-rate Clock and Data Recovery Design for DisplayPort v1.2 
Tae-Ho Kim
1,  Dong-Kyun Kim1,  Jae-Wook Yoo2,  Jin-Ku Kang1
1
Dept. of Electronics Engineering, Inha University, 
2
Siliconworks CorporationRalph Oberhuber,  Rahul 
Prakash,  Vadim Ivanov
Texas Instruments Inc. 
Session MT2- Embedded Tutorial
Chair: Sao-Jie Chen, National Taiwan University  
Embedded Tutorial: Low-power SOC implementation: What you need to know 
Kaijian Shi, Synopsys Professional Services
Session TA1 - Multimedia Processing
Chair: Emma E. Regentova, UNLV 
TA1.1 System-Level Exploration of Mesh-based NoC Architectures for Multimedia Applications 
Ning Ma,  Zhonghai Lu,  Zhibo Pang,  Lirong Zheng
Royal Institute of Technology (KTH)
TA1.2 A 40 Mbps H.264/AVC CAVLC Decoder using a 64-bit Multiple-Issue Video Parsing Coprocessor 
Soonwoo Choi,  Jason J.K. Park,  Moonmo Koo,  Daewoong Kim,  Soo-Ik Chae
Seoul National University 
TA1.3 A High-Efficiency Reconfigurable 2-D Discrete Wavelet Transform Engine for JPEG2000 
Implementation on Next Generation of Digital Cameras 
Xin Zhao,  Ying Yi,  Ahmet Erdogan,  Tughrul Arslan
University of Edinburgh 
TA1.4 Orthogonal Shift Level Comparison Reuse for Structuring Element Shape Independent VLSI-
Architectures of 2D Morphological Operations 
Markus Holzer
1,  Ruben Bartholomä1,  Thomas Greiner1,  Wolfgang Rosenstiel2
1
MERSES – Center for Applied Research, Pforzheim University, Pforzheim, Germany, 
2
Wilhelm-
Schickard-Institute for Computer Science, Eberhard Karls University, Tuebingen, Germany
Session TB1 - System Level Design Methodologies
Chair: Yong-Bin Kim, Northeastern University 
TB1.1 Case Study: Runtime Reduction of a Buffer Insertion Algorithm Using GPU Parallel 
Programming
WON HA CHOI and XUN LIU
North Carolina State University
TB1.2 Unleash the Parallelism of 3DIC Partitioning On GPGPU 
Hsien-Kai Kuo,  Bo-Cheng Charles Lai,  Jing-Yang Jou
Department of Electronics Engineering, National Chiao Tung University 
TB1.3 Routability-Driven RDL Routing with Pin Reassignment 
Jin-Tai Yan,  Ke-Chyuan Chen,  Zhi-Wei Chen
Chung-Hua University 
TB1.4 Statistical Electro-Thermal Analysis with High Compatibility of Leakage Power Models 
Huai-Chung Chang,  Pei-Yu Huang,  Ting-Jung Li,  Yu-Min Lee
National Chiao Tung University
Session TA2 - Design
Chair: Sakir Sezer, Queen's University Belfast
TA2.1 Variation-tolerant Design of D-FlipFlops 
Hiroaki Sunagawa





TA2.2 High Speed and Low Power Transceiver Design with CNFET and CNT Bundle Interconnect 
Young Bok Kim and Yong-Bin Kim
Northeastern University
TA2.3 NBTI-Aware Statistical Timing Analysis Framework 
Sangwoo Han and Juho Kim
Computer Science and Engineering, Sogang University 
TA2.4 Implementation of a Hardware-Efficient EEG Processor for Brain Monitoring System 
Chiu-Kuo Chen,  Ericson Chua,  Shao-Yen Tseng,  Chih-Chung Fu,  Wai-Chi Fang
NCTU
TA2.5 Design and Analysis of an Advanced Static Blocked Multithreading Architecture 
Ye Lu,  Sakir Sezer,  John Mccanny
Queen's University Belfast 
Session TB2 - System Level Design Methodologies
Chair: Yong-Bin Kim, Northeastern University 
TB2.1 A Folding Strategy for SAT Solvers based on Shannon’s Expansion Theorem 
Siwat Saibua
1,  Po-Yu Kuo1,  Dian Zhou1,  Ming-e Jing2
1
Electrical Engineering at University of Texas at Dallas, 
2
Fudan University
TB2.2 TERA: A FPGA-Based Trace-Driven Emulation Framework for Designing On-Chip 
Communication Architectures 
Dan Liu,  Yi Feng,  Jingjin Zhou,  Dong Tong,  Xu Cheng,  Keyi Wang
Microprocessor Research Center, Peking University, Beijing, China
TB2.3 Expandable MDC-Based FFT Architecture and Its Generator for High-Performance Applications 
Bu-Ching Lin,  Yu-Hsiang Wang,  Juinn-Dar Huang,  Jing-Yang Jou
Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University
TB2.4 A SystemC AMS Extension for the Simulation of Non-linear Circuits  
Thomas Uhle and Karsten Einwich
Fraunhofer IIS / EAS
TB2.5 An Automated Control Code Generation Approach for the SegBus Platform 
Moazzam Fareed Niazi
1,  Tiberiu Seceleanu2,  Cristina Seceleanu3,  Hannu Tenhunen1
1
University of Turku, Finland,
2
ABB Corporate Research, Sweden, 
3
Mälardalen University, Sweden  
Session TA3 - Low Power Design  
Chair: Kaijian Shi, Synopsys 
TA3.1 Power Noise Suppression Technique using Active Decoupling Capacitor for TSV 3D Integration 
Tien-Hung Lin,  Po-Tsang Huang,  Wei Hwang
Institute of Electronics, National Chiao Tung University
TA3.2 Estimation of Maximum Application-level Power Supply Noise 
Tung-Yeh Wu,  Sriram Sambamurthy,  Jacob Abraham
The University of Texas at Austin
TA3.3 Simultaneous Voltage Island Generation and Floorplanning 
Houng-Yi Li,  Iris Hui-Ru Jiang,  Hung-Ming Chen
NCTU
TA3.4 Footer Voltage Feedforward Domino Technique for Wide Fan-in Dynamic Logic 
Rahul Singh,  Ah Reum Kim,  Suhwan Kim
Seoul National Univ., Seoul, South Korea.
TA3.5 Thermal Estimation for accurate Estimation of Impact of BTI Aging Effects on Nano-scale SRAM 
Circuits 
Ankitchandra Shah and Hamid Mahmoodi
San Francisco State University
TA3.6 Enhanced IEEE 1500 Test Wrapper for Testing Small RAMs in SOCs 
Yu-Jen Huang,  Yun-Chao You,  Jin-Fu Li
Department of Electrical Engineering, National Central University, Taiwan
Session TB3 - Reconfigurable Systems
Chair: Juergen Becker, Karlsruhe Institute of Technology
TB3.1 Estimation of characteristic variation of photodiodes and its compensation method in an optically 
reconfigurable gate array 
Yuji Aoyama and Minoru Watanabe
Shizuoka University
TB3.2 A Routing Architecture Exploration for Coarse-Grained Reconfigurable Architecture with 
Automated SEU-Tolerance Evaluation  
Takashi Imagawa,  Masayuki Hiromoto,  Hiroyuki Ochi,  Takashi Sato
Graduate School of Informatics, Kyoto University
TB3.3 Binary Object Recognition System on FPGA with bSOM 
Kofi Appiah,  Andrew Hunter,  Patrick Dickinson,  Hongying Meng
University of Lincoln
TB3.4 Resource Constrained Mapping of Data Flow Graphs onto Coarse-Grained Reconfigurable Array 
Naifeng Jing,  Weifeng He,  Zhigang Mao
Shanghai Jiao Tong University
TB3.5 Design of a Link-Controller architecture for Multiple Serial Link Protocols  
Lei Wang
1,  Vishal Nawathe1,  Pawankumar Hegde1,  Roman Staszewski2,  Vojin Oklobdzija1
1
The University of Texas -Dallas, 
2
Texas Instruments, Dallas
TB3.6 High-Performance Random Data Lookup for Network Processing 
Xin Yang,  Sakir Sezer,  John McCanny,  Dwayne Burns
QUB
Poster Session 
Chair: Ramalingam Sridhar, University at Buffalo
Co-Chair: Norbert Schuhmann, Fraunhofer IIS 
Analog and Mixed Signals 
P1 $QP&0268OWUD/RZ3RZHUDQG/RZ1RLVH0ȍ)URQW-End Transimpedance Amplifier  
Jiaping Hu,  Yong-Bin Kim,  Joseph Ayers
Northeastern university
P2 A CMOS Low-Power Low-Offset and High-Speed Fully Dynamic Latched Comparator 
Heung Jun Jeon and Yong-Bin Kim
Northeastern University 
    
P3 A CMOS 6 bit 250MS/s A/D Converter with input voltage range detectors 
Kwang Yoon




LG Electronics  
P4 Clock buffer with duty cycle corrector 
Shao-Ku Kao and Yong-De You
Chang Gung University, Tao-Yuan, Taiwan, R.O.C.
P5 A 70dB SNDR 10-MHz BW Hybrid Delta-Sigma/Pipeline ADC in 0.18- ȝP&026
Xiong Liu and Alan Willson
UCLA 
P6 8Gbps High-Speed I/O Transmitter with Scalable Speed, Swing and Equalization Levels 
Mohammed Younus and Hongjiang Song
Intel Corporation 
Reconfigurable and Programmable Circuits and Systems, FPGAs  
   
P7 Run-time configuration prefetching to reduce the overhead of dynamically reconfiguration 
Binbin Wu




Zhejiang University of Technology 
P8 A Multi-channel Frequency Detection and Monitoring System 
Mohammed Abdallah and Omar Elkeelany
TTU 
Embedded Systems, Multi Core, and Embedded Memory 
P9 Process Technology and Design Parameter Impact on SRAM Bit-Cell Sleep Effectiveness 
Gururaj Shamanna,  Bhunesh Kshatri,  Gaurav Raja,  Y.S. Tew,  P Marfatia,  Y. Raghavendra,  V. Naik
Intel Corporation 
P10 Interconnect System Compression Analysis for Multi-core Architectures 
Jiangjiang Liu




Michigan State University 
Low Power 
P11 Fan-in Sensitive Low Power Dynamic Circuits Performance Statistical Characterization 
Jinhui Wang
1,  Na Gong2,  Wuchen Wu1,  Ligang Hou1
1
Beijing University of Technology, 
2
University at Buffalo
P12 Energy Efficient Computational Blocks with Self-Adaptive Single-Ended Body Bias technique 
SenthilKumar Jayapal
1,  Jan Stuijt1,  Jos Huisken1,  Yiannos Manoli2
1
Holst Centre / The Netherlands, 
2
IMTEK, Chair of microelectronics, Germany 
P13 Power Minimization Methodology for VCTL Topologies 
Osman Kubilay Ekekon
1,  Samed Maltabas1,  Martin Margala1,  Ugur Cilingiroglu2
1
University of Massachusetts Lowell, 
2
Yeditepe University 
P14 Hybrid MOSFET/CNFET Based Power Gating Structure 
Kyung Ki Kim
1,  Haiqing Nan2,  Ken Choi2
1
Daegu University, South Korea, 
2
Illinois Institute of Technology 
Verification 
P15 Comparison of Performance Parameters of SRAM Designs in 16nm CMOS and CNIFET 
Technologies 
Anuj Pushkarna,  Sajna Raghavan,  Hamid Mahmoodi
San Francisco State University 
P16 A BDD-based Approach to Design Power-aware On-line Detectors for Digital Circuits  
Gopal Paul






P17 An Efficient VLSI Architecture for Extended Variable Block Sizes Motion Estimation 
Weifeng He,  Weiwei Chen,  Zhigang Mao
Shanghai Jiaotong University 
Multimedia Processing 
P18 A Multimedia Content Generation Methodology in Support to SOC Decoder Development and 
Validation 
Tuyet-Trang Lam and Ricardo Citro
Intel Corporation 
P19 Effect of a Polywell geometry on a CMOS Photodiode Array 
Paul Jansz,  Steven Hinckley,  Graham Wild
Edith Cowan University
Network on Chip and Interconnect 
P20 MMPI:A Flexible and Efficient Multiprocessor Message Passing Interface for NoC-Based MPSoC 
Fangfa Fu,  Siyue Sun,  Xin'an Hu,  Junjie Song,  Jinxiang Wang,  Minyan Yu
Micro-electronic Center Haerbin Intitute of Technology 
P21 A Method for Efficient NoC Test Scheduling Using Deterministic Routing 
Rana Farah
1 and Haidar Harmanani2
1
Ecole Polytechnique de Montr´eal, 
2
Lebanese American University 
  
P22 Flow Oriented Routing for NOCS 
Everton Carara and Fernando Moraes
PUCRS  
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General Chair: Thomas Büchner, IBM 
Co-Chair: Andrew Marshall, Texas Instruments 
Keynote Speaker 
Alberto Sangiovanni-Vincentelli
Professor, University of California at Berkeley, and 
Chief Technology Advisor, Cadence Design Systems 
“SoC Design as an Example of Component-Based Design of Distributed 
Systems”
Alberto Sangiovanni Vincentelli holds the Edgar L. and Harold H. 
Buttner Chair of Electrical Engineering and Computer  Sciences at the 
University of California at Berkeley. He has been on the Faculty since 
1976. He obtained an electrical engineering and computer science 
degree ("Dottore in Ingegneria") summa cum laude from the Politecnico 
di Milano, Milano, Italy in 1971.  In 1980-1981, he spent a year as a 
Visiting Scientist at the Mathematical Sciences Department of the IBM 
T.J. Watson Research Center. In 1987, he was Visiting Professor at 
MIT. He has held a number of visiting professor positions at Italian 
Universities,  including Politecnico di Torino, Università di Roma, La 
Sapienza, Università di Roma, Tor Vergata, Università di Pavia, 
Università di Pisa, Scuola di Sant’ Anna. 
He was a co-founder of Cadence and Synopsys, the two leading companies in the area of Electronic Design 
Automation. He is the Chief Technology Adviser of Cadence. He is a member of the Board of  Directors of Cadence 
and the Chair of its Technology Committee, UPEK, a company he helped spinning off from ST Microelectronics, 
Sonics, and Accent, an ST Microelectronics-Cadence joint venture he helped founding. He was a  member of the HP 
Strategic Technology Advisory Board, and is a member of the  Science and Technology Advisory Board of General 
Motors and of the Scientific Council of the Tronchetti Provera foundation and of the Snaidero Foundation. He 
consulted for many companies including Bell Labs, IBM, Intel, United Technologies Corporation, COMAU, 
Magneti Marelli, Pirelli, BMW, Daimler-Chrysler, Fujitsu, Kawasaki Steel, Sony, ST, United Technologies 
Corporation and Hitachi. He was an advisor to the Singapore Government for microelectronics and new ventures. 
He consulted for Greylock Ventures and for Vertex Investment Venture Capital funds. He is a member of 
the  Advisory Board of Walden International, Sofinnova and Innogest Venture Capital funds  and a member of the 
Investment Committee of a novel VC fund, Atlante Ventures, by Banca Intesa/San Paolo. He is the founder and 
Scientific Director of the Project on Advanced Research on Architectures and Design of Electronic Systems 
(PARADES), a European Group of Economic Interest supported by Cadence, Magneti-Marelli and ST 
Microelectronics. He is a member of  the Advisory Board of the Lester Center for Innovation of the Haas School of 
Business and of the Center for Western European Studies and is a  member of the Berkeley Roundtable of the 
International Economy (BRIE). He is a  member of the High-Level Group, of the Steering Committee, of the 
Governing  Board and of the Public Authorities Board of the EU Artemis Joint Technology Initiative. He is member 
of the Scientific Council of the Italian National Science Foundation (CNR).
In 1981, he received the Distinguished Teaching Award of the University of California. He received the worldwide 
1995 Graduate Teaching Award of the IEEE (a Technical Field award for  “inspirational teaching of graduate 
students”). In 2002, he was the  recipient of the Aristotle Award of the Semiconductor Research Corporation. He has 
received numerous  research awards including the Guillemin-Cauer Award (1982-1983), the Darlington Award 
(1987-1988) of the IEEE for the best paper bridging theory and applications, and two awards for the best paper 
published in the IEEE Transactions on CAS and CAD, five best paper awards and one best presentation awards at 
the Design Automation Conference, other best paper awards at the Real-Time Systems Symposium and the VLSI 
Conference. In 2001, he was given the Kaufman Award of the Electronic Design Automation Council for 
“pioneering contributions to EDA”. In 2008, he was awarded the IEEE/RSE Wolfson James Clerk Maxwell 
Medal ”for groundbreaking contributions that have had an exceptional impact on the development of electronics 
3
and  electrical engineering or related fields” with the following citation: ”For pioneering innovation and leadership 
in electronic design automation that have enabled the design of modern electronics systems and their industrial 
implementation.” In 2009,  he received the first ACM/IEEE A. Richard Newton Technical Impact Award in 
Electronic Design Automation to honor persons for an outstanding technical contribution within the scope of 
electronic design automation.  In 2009, he was awarded an honorary Doctorate by the University of Aalborg in 
Denmark.
He is an author of over 850 papers, 15 books and 3 patents in the area of design tools and methodologies,  large-
scale systems, embedded systems, hybrid systems and innovation. 
Dr. Sangiovanni-Vincentelli has been a Fellow of the IEEE since 1982 and a Member of the National  Academy of 
Engineering, the highest honor bestowed upon a US engineer, since 1998.
Abstract: 
As the complexity of IC design grows, component-based design and correct-by-construction techniques 
become indispensible to make it possible to develop new application specific designs or even new high 
volume devices such as microprocessors. While many design methods have been proposed over the 
years to solve the cost and time-to-market issues, industry is still not able to deploy widely new methods. 
However, research in recent years has made important inroads, semiconductor companies have 
implemented more structured design methodologies and EDA/IP enterprises have made significant 
investment in new tools and design environments. In this talk we will review some of the most interesting 
approaches that are based on interconnect and communication design as well as heterogeneous 
composition of components with the goal of pointing out some promising avenues to make SoC design 






”Third Revolution: The Search for Scalable Code-Based Design”
Mike Keating is a Synopsys Fellow. He has been with Synopsys for 
13 years, focusing on IP development methodology, hardware and 
software design quality and low power design. His current research 
focuses on high level design and the challenges of designing extremely 
complex systems. Mike received his BSEE and MSEE from Stanford 
University, and has over 25 years experience in ASIC and system 
design. He is co-author of the Reuse Methodology Manual and the Low 
Power Methodology Manual. In 2007, ISQED gave Mike the Quality 
Award for contributions to quality in electronic design. 
Abstract: 
Over the last 25 years, there have been two major revolutions in how we do digital design: the move to 
language/synthesis based design (starting in 1986) and design reuse (starting around 1996). We are well 
overdue for a third revolution. Current design methods are not meeting the needs dictated by the 
complexity and size of today’s SoC designs, much less the designs of the future. 
This talk will describe the current candidates for the next revolution in digital design: high level synthesis, 
chip generators, and radical extensions to the synthesizable subset of current RTL languages. It will also 
describe how the economics of SoC design and manufacturing, as well as the economics of EDA, will 




Senior Technical Staff Member, Prism WSP SOC Chip Technical Lead 
IBM Corp. 
”A Wire-Speed Processor System-on-a-Chip (SOC): Technical Overview and 
Challenges for a Large Complex SOC used in Next-Generation Systems”
Sandra Woodward is a Senior Technical Staff Member at IBM and is 
currently the Chip Technical Lead for the Wire-Speed Processor 
System-on-a-Chip (SOC) development. She is a expert in the area of 
Microprocessor and Memory Hierarchy Architecture, Design and 
Methodology. She has experience in System-on-a-Chip (SOC) design, 
ASIC design, Power(TM) architecture, and Cache and Coherency 
function design. Mrs. Woodward holds a B.S. degree in Electrical 
Engineering (EE) from the University of Nebraska and an M.S. degree 
in EE from Syracuse University 
Abstract: 
This presentation will give a technical overview on one of the most complex chips IBM has ever built: the 
Wire-Speed Processor (WSP) System-on-a-Chip (SOC). This includes the general purpose processing 
subsystem, the special purpose accelerator subsystem, the network I/O subsystem, and the interconnect 
for on-chip and off-chip coherency. It will explore the challenges and trade-offs made on the WSP SOC 
which is integrated into a Next-Generation System. This includes items such as lower power, increased 
computational performance, and heterogeneous compute elements. It will also discuss the implications of 
technology advancement on architectural and functional design decisions and point out  problems 
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